Design-for-testability (DFT ) for synchronous sequential circuits allows the generation and application of tests that rely on non-functional operation of the circuit. This can result in unnecessary yield loss due to the detection of faults that do not affect normal circuit operation. Considering single stuck-at faults in full-scan circuits, a test vector consists of a primary input vector U and a state S . We say that the test vector consisting of U and S relies on non-functional operation if S is an unreachable state, i.e., a state that cannot be reached from all the circuit states. Our goal is to obtain test sets with states S that are reachable states. Given a test set C , the solution we explore is based on a simulation-based procedure to identify reachable states that can replace unreachable states in C . No modifications are required to the test generation procedure and no sequential test generation is needed. Our results demonstrate that the proposed procedure is able to produce test sets that detect many of the circuit faults, which are detectable using scan, and practically all the sequentially irredundant faults, by using test vectors with reachable states. The procedure is applicable to any type of scan-based test set, including test sets for delay faults.
Introduction
Design-for-testability (DFT ) for synchronous sequential circuits [1] - [11] allows tests to be generated and applied to the circuit with DFT logic, which may not be applicable to the circuit without DFT . Such tests use nonfunctional operation of the circuit, enabled by the DFT logic, to detect faults. This has several implications. (1) Faults detected during non-functional operation may not affect the functional operation of the circuit. If a fault can only be detected during non-functional operation, the fault is undetectable or possibly even redundant, and its detection may cause unnecessary yield loss. Considering delay faults, faults that can only be detected during nonfunctional operation do not affect the circuit performance during normal operation. This, again, can lead to unnecessary yield loss. This problem is discussed in [12] . (2) Non-functional operation may result in a higher power dissipation than normal operation. It may be necessary to avoid this situation to preserve battery power or to avoid damage due to a higher power dissipation than the circuit is designed for.
To simplify the discussion we consider single stuck-at faults in synchronous sequential circuits with full-scan (our results are applicable to other fault models, including delay faults as discussed later). A test vector for a full-scan circuit consists of a subvector U that specifies the values of the primary inputs, and a subvector S that specifies the values of the present-state variables. We denote a test vector by U . S . We say that a test vector U . S can be applied during normal circuit operation if S is reachable from all the circuit states. We verify this property by checking whether S is reachable from the allunspecified state, i.e., by checking whether it is possible to find a primary input sequence that takes the circuit from the all-unspecified state to S . If S is not reachable from the all-unspecified state, then S may not be reachable from the initial state of the circuit during normal operation. For the reasons discussed above, it is better to detect faults using test vectors that include reachable states.
To obtain test vectors whose state subvectors are reachable states, a possible solution is to perform test generation such that only reachable states are used in every test vector. However, this requires modifications to the test generation procedure, including identification of reachable states during test generation. It is also possible 54.1 to identify reachable states in advance; however, the number of reachable states may be too large to allow this process to be carried out effectively. Performing sequential test generation is another way to ensure the use of reachable states during test application. In either case, the resulting test generation process will be more complex.
The solution we explore in this work does not require any modifications to the test generation procedure, and does not require any sequential test generation. The proposed procedure accepts a test set C generated for the full-scan circuit and produces a new test set CR (where the R stands for reachable). Using a simulation-based process, the procedure checks for every test vector U . S ∈ C whether S is a reachable state. During this process, the procedure also collects a set of fully-specified reachable states Ψ that are as close to S as possible. If S is reachable then U . S is included without modification in the new test set CR . If S is unreachable, then the states in Ψ are used for defining new test vectors, which are included in CR instead of U . S . The resulting test set CR contains only test vectors with reachable states.
The fault coverage achieved by CR may be lower than the fault coverage of C for several reasons. (1) Some faults are only detectable using test vectors with unreachable states. An example is shown in Figure 1 Figure 1: An example state diagram We investigate experimentally the extent to which the proposed procedure is able to produce single stuck-at test sets with reachable states. Our results demonstrate that the proposed procedure is able to produce test sets that detect many of the circuit faults, which are detectable using scan, and practically all the sequentially irredundant faults, by using test vectors with reachable states. We stress that the proposed procedure does not change the structure of the test set, and that each test vector still has the form U . S . However, the states S are reachable states after application of the proposed procedure.
During test application, it is possible to use only CR to ensure that only faults that affect the functional operation of the circuit are detected. For added reliability, it is also possible to define a test set that consists of CR followed by tests out of C to detect the faults that cannot be detected by CR . Such a test set would detect as many faults as possible using reachable states and the remaining faults using unreachable states. We denote this test set by CmR (mR stands for maximal reachable).
Although we consider only stuck-at test sets with test vectors of the form U . S , the proposed procedure is also applicable to test sets with two-pattern tests used for detecting delay faults. In this case, the proposed procedure can be applied to the state included in the first pattern of every two-pattern test of a broadside test set. In the case of skewed-load, the state of the second pattern needs to be a reachable state as well. It is also applicable when a scan operation is followed by a sequence of primary input vectors applied in functional mode. In this case, the proposed procedure can be applied to the scan-in states.
It is important to note the following point. In [12] , tests that consist of a scan operation followed by several primary input vectors are used to obtain broadside transition fault tests that are better at ensuring that fault detection occurs during functional operation. This is based on the intuition that a longer sequence of primary input vectors applied after the scan operation is more likely to cause the circuit to enter its functional operation mode (what we call here its reachable state space). The example of Figure 1 shows that this is not necessarily true. Starting from state S 1 it is possible to apply a primary input sequence of arbitrary length that will leave the circuit in an unreachable state, S 1 . In more complex state diagrams there are even more opportunities to stay in an unreachable state after a (long) sequence of primary input vectors. The use of reachable states to define tests that use functional operation of the circuit resolves this issue.
The paper is organized as follows. In Section 2 we describe the simulation-based procedure for finding reachable states. In Section 3 we describe the procedure for modifying a test set C into a test set CR with reachable states. Experimental results are given in Section 4.
Finding reachable states
In this section we describe the procedure we use for checking whether a state S , which is part of a combinational test vector U . S , is reachable in the sequential circuit. The same procedure is used for collecting a set of fully-specified states Ψ, which are reachable in the sequential circuit and have the smallest possible Hamming distances from S . If S is not reachable, the states in Ψ will be used for replacing S to form new combinational test vectors that potentially detect the same faults but contain reachable states. We demonstrate the procedure by considering ISCAS-89 benchmark circuit s 27.
A combinational test set C for s 27 is shown in Table 1 . The circuit has four primary inputs and three state variables. Each combinational test vector in C has the form U i . S i , where U i is the four-bit subvector applied to the primary inputs, and S i is the three-bit subvector applied to the present-state variables. Considering the test vector U 1 . S 1 = 1001 . 010, we need to check whether S 1 = 010 is reachable. We use a simulation-based procedure to compute an input sequence that brings the circuit from the all-unspecified state xxx to S 1 = 010, or to a state which is as close to S 1 as possible. We initially set P = xxx . Starting from P , we construct the input sequence by considering at most L MAX consecutive time units, where L MAX is a preselected number. At every time unit u , we apply a preselected number N RAND = 5 of random vectors V 0 , . . . ,V 4 . We then select one of the vectors, V r , to be included in the input sequence. The selection is based on an analysis of the next-states obtained under V 0 , . . . ,V 4 . The selected nextstate becomes the present-state at time unit u +1.
At time unit u = 0 we have P = xxx and we consider the five random vectors V r , 0 ≤ r ≤ 4, shown in Table  2 (a). Under column Q r we show the next-state obtained when V r is applied to the primary inputs and the circuit is in present-state P = xxx , 0 ≤ r ≤ 4. For every next-state Q r we compute the following parameters. The first parameter we compute is the number of specified values in Q r , denoted by n_spec (Q r ). Since the combinational test vectors in C are fully specified, our first priority is to bring the circuit to a fully-specified state. We achieve this goal by selecting a state that has the highest value of n_spec (Q r ) [13] .
The second parameter is denoted by new_state (Q r ). We set new_state (Q r ) = 1 if Q r was not reached before along the input sequence being computed. Otherwise, new_state (Q r ) = 0. We prefer Q r to be a new state since this maximizes our ability to explore the space of reachable states.
The third parameter we compute is the Hamming distance between S 1 and Q r , denoted by dist (S 1 ,Q r ). The Hamming distance is incremented by one for every bit where S 1 is different from Q r . This includes bits where Q r is unspecified (S 1 is completely specified). We prefer to select a state for which dist (S 1 ,Q r ) is minimum as a heuristic to guide us towards reaching S 1 . In addition, if S 1 is not reached, it is advantageous to obtain states that are as close to it as possible.
The parameters n_spec (Q r ), new_state (Q r ) and dist (S 1 ,Q r ) for the five vectors considered at time unit u = 0 are shown in Table 2 (a). We note that V 2 and V 3 have the highest numbers of specified values. They both result in new next-states that have the same distance from S 1 . Therefore, we arbitrarily select V 2 with Q 2 = 101. This becomes the present-state P at time unit u = 1.
At time unit u = 1 we have P = 101 and we consider the five random vectors V r , 0 ≤ r ≤ 4, shown in Table  2 (b). All the next-states have the same number of specified values and they are all new states. We select between V 0 and V 1 arbitrarily to use V 0 with dist (S 1 ,Q 0 ) = 1.
At time unit u = 2 we have P = 000 and we consider five random vectors V r , 0 ≤ r ≤ 4. We find that under V 2 = 1011, the next state is Q 2 = 010, equal to S 1 . Therefore, the procedure terminates with the indication that S 1 is reachable. The three fully-specified presentstates reached during this process are included in the set Ψ. We have Ψ = {101, 000, 010}.
Applying the same process to the other test vectors in Table 1 we find that S 0 is reachable at the end of a primary input sequence of length 18, S 3 is reachable at the end of a sequence of length 2, S 4 is reachable at the end of a sequence of length 9, and S 5 is reachable at the end of a sequence of length 2. The only state that cannot be reached is S 2 . For S 2 we obtain an input sequence of length L MAX = 20 that visits the states shown in Table 3 (we only show in Table 3 fully-specified new states when they are reached). Under column u we show the time unit. Under column V u we show the input vector at time unit u . Under column P u we show the present-state at time unit u . We then show the three parameters related to P u . The states reached in Table 3 are included in the set Ψ. They will be used later to define new test vectors that will replace U 2 . S 2 .
We refer to the procedure demonstrated above as Procedure 1. The complexity of Procedure 1 is determined by the need to simulate up to N RAND L MAX input vectors. Parallel pattern simulation can be used to speed up Procedure 1. We first consider the example of s 27. We then describe the general procedure.
Example
For the test set of s 27 shown in . S 2 ). For P u , we use the states included in Ψ during the application of Procedure 1 to S 2 . These states are the present-states shown in Table 3 .
We consider the states P u in Ψ by order of increasing distance dist (S 2 ,P u ). Thus, we start with P 1 = 100 and P 4 = 010 at distance 1; we then consider P 2 = 101, P 3 = 000 and P 5 = 011 at distance 2; and finally we consider P 10 = 001 at distance 3. For every P u we add to R (U 2 . S 2 ) the test vector U 2 . P u . We obtain the set of test vectors R (U 2 . S 2 ) = {0100 . 100, 0100 . 010, 0100 . 101, 0100 . 000, 0100 . 011, 0100 . 001}. Instead of U 2 . S 2 , we include the set R (U 2 . S 2 ) in CR . The resulting test set CR is shown in Table 4 . Performing fault simulation with fault dropping for the test set CR shown in Table 4 , we find that test vectors U 6 . S 6 , . . . ,U 10 . S 10 do not detect any new faults. We end up with a test set CR that includes the first six test vectors in Table 4 .
Procedure
The procedure for constructing CR from C is given next as Procedure 2. Procedure 2: Constructing the test set CR (1) Let C = {U i . S i :0≤i <n } be the given test set. Set CR = φ.
where N SV is the number of state variables):
Simulate F under U i . S i with fault dropping.
The complexity of Procedure 2 is determined by the fact that Procedure 1 is called | C | times. Procedure 2 also performs fault simulation with fault dropping of CR .
Experimental results
The results of the application of Procedure 2 to single stuck-at faults in ISCAS-89 and ITC-99 benchmark circuits are reported in this section. We only consider circuits for which synchronizing sequences can be computed starting from the all-unspecified initial state using three value logic.
For all the circuits we use a compact test set C 0 as the test set C . The test set C 0 is obtained by the dynamic compaction procedure of [14] for ISCAS-89 benchmark circuits. For ITC-99 benchmark circuits it is selected out of a large set of random vectors and compacted by reverse order fault simulation.
To provide additional flexibility in constructing CR , we also use an incompletely specified test set C x obtained as follows. We start from the compact test set C 0 . For every fault f , we find the first test U i . S i in C 0 that detects f . This test is obtained by fault simulation with fault dropping of C 0 . We then consider each fault f . Let f be detected by U i . S i ∈ C 0 . Considering only S i , we unspecify the bits of S i one at a time. If f is still detected by U i . S i after unspecifying bit j of S i , we keep bit j unspecified; otherwise, we restore the original value of bit j under S i . At the end of this process we have a new test U i
. Sˆi for f , where Sˆi is incompletely specified. We add U i
. Sˆi to C x and drop from consideration all the faults that it detects. The test set C x is typically larger than C 0 since fewer faults are detected by each test.
When Procedure 1 is applied to check whether an incompletely specified state Sˆi is reachable, the distance between Sˆi and a state Q r reached during Procedure 1 is defined over the specified bits of Sˆi . As a result, the search for a reachable state concentrates on fewer specified bits, and it is more effective. When C is incompletely specified, we allow incompletely specified states Q r to be included in Ψ. As a result, CR may be incompletely specified as well.
As parameters for Procedure 1 when C is the compact test set C 0 we use L MAX = 1000 and N RAND = 100. When C is the incompletely specified test set C x , it is easier to reach the states of C x or states close to them and we use L MAX = 200 and N RAND = 100.
Procedure 2 reduces the size of CR by fault simulation with fault dropping that eliminates unnecessary tests. To reduce the size of CR further, we also apply to CR forward-looking reverse-order fault simulation [15] . This is a static compaction procedure similar to reverse order fault simulation but more effective in removing unnecessary tests.
The results are shown in Tables 5 and 6 . Part (a) of every table contains information about numbers of (detected) faults while part (b) contains information about test set sizes. The cases where we use the test set C x for C are marked with x's. In all other cases we use a conventional, compact test set C 0 .
In part (a) of every table, after the circuit name we show the number of state variables and the number of single stuck-at faults. Under column detected we show the following numbers of detected faults. Under subcolumn seq we show the number of faults detected by a test sequence generated for the non-scan sequential circuit. For ISCAS-89 benchmark circuits the test sequences are generated by a test generation procedure that can detect all or almost all the sequentially detectable faults. Under subcolumn orig (C ) we show the number of faults detected by C . Under subcolumn mod (CR ) we show the number of faults detected by CR . In the last column we show the run time of Procedure 2 in seconds on a Sun B1000 workstation (this includes the run time of the calls to Procedure 1).
In part (b) of every After CR is applied, to achieve a higher level of reliability and for diagnosis, certain test vectors from C may be applied as well. The number of test vectors from C that need to be added to CR in order to achieve complete fault coverage is computed by performing fault simulation with fault dropping of CR followed by C . Tests in C that do not detect any new faults are dropped. The resulting test set detects as many faults as possible using reachable states and the remaining faults using unreachable states. We denote this test set by CmR .
We report on the size of CmR in the last column of Tables 5(b) and 6(b). It can be seen that the size of CmR is typically not significantly higher than the size of C . Thus, it is possible to maximize the detection of faults using reachable states without increasing the test set size significantly.
Concluding remarks
Scan allows the generation and application of test vectors that use unreachable states of the circuit, i.e., states that the circuit cannot reach starting from certain initial states. Faults detected by such test vectors may not affect the functional operation of the circuit (or its performance). Such test vectors can also result in higher power dissipation than the circuit is designed for. We described a procedure that accepts a test set C whose test vectors may include unreachable states, and produces a test set CR whose test vectors include only reachable states. Using a simulation-based process, the procedure checks for every test vector in C with state subvector S whether S is a reachable state. During this process, the procedure also collects a set of reachable states Ψ that are as close to S as possible. If S is reachable, the test vector is included without modification in CR . If S is unreachable, then the states in Ψ are used for defining new test vectors that will be included in CR instead of the original test vector. Our results demonstrated that the proposed procedure is able to produce test sets that detect many of the circuit faults, which are detectable using scan, and practically all the sequentially irredundant faults, by using test vectors with reachable states. The procedure is applicable to the initial scan-in state of every test in a scan-based test set for any fault model.
